## **CLAIMS**

The same of the sa

1

What is claimed is:

An interface to transfer data directly between a memory control hub (MCH) and
a input/output control hub (ICH) within a computer system, comprising:

a data signal path to transmit data in packets via split transactions; and

a set of command signals, wherein said interface provides a point-to-point

5 connection between said MCH and said ICH, exclusive of an external bus

6 connected directly to the interface.

2. The interface of claim 1, wherein said MCH and said ICH within said computer system are components within a chipset.

3. The interface of claim 1, wherein a first transaction is initiated on said interface with a request packet, subsequent to arbitration for ownership of said interface.

The Interface of claim 3, wherein said request packet includes a transaction descriptor.

5. The interface of claim 3, wherein a completion packet is transmitted on said

2 interface in response to said request packet of said first transaction.

1 6. The interface of claim 3, wherein said request packet includes transaction

2 descriptor and said completion packet includes a corresponding transaction descriptor.

1 7. The interface of claim 5, wherein a request packet for a second transaction can be

2 transmitted across said interface prior to transmitting said completion packet in

3 response to the request packet of said first transaction.

- 1 The interface of claim 3, wherein said data signal path is scalable.
- 1 9. The interface of claim 8, wherein packets are transmitted across said data signal
- 2 path via a source synchronous clock mode.
- 1 10. The interface of claim 9, wherein said interface includes a set of bi-directional
- 2 data signals, a first and second source synchronous strobe signal, a unidirectional
- 3 arbitration signal, and a bi-directional stop signal.
- **[]**1 11. The interface of claim 10, wherein said interface further includes a system reset signal, a common clock signal, and a voltage reference signal.
- 12. The interface of claim 11, wherein said transaction descriptors identify separate hubs within a hierarchy of multiple interfages between at least three hubs.
- 13. The interface of claim 5, wherein/said request packet includes a field indicating if a completion packet is required in response to the respective request packet. 132
  - The interface of claim 3, wherein arbitration between said hubs is symmetric and 1 14.
  - 2 distributed.
  - The interface of claim 3, wherein a hub is allotted ownership of said interface up 1 15.
  - 2 to a predetermined amount of time.
  - 1 16. An interface to transfer data directly between a memory control hub (MCH) and
  - an input/output control hub (ICH) within a computer system, comprising: 2

3		a first means for transmitting data between said MCH and said ICH in packets
4	via spl	lit transactions; and
5		a second means for transmitting command signals, wherein said interface
6		provides a point-to-point connection between said MCH and said ICH, exclusive
7		of an external bus connected directly to the interface.
1	17.	The interface of claim 16, wherein said ICH and said MCH within said computer
2	system	n are components within a chipset.
1	18.	The interface of claim 17, wherein said interface includes a means for initiating a
2	first tra	ansaction on said interface with a request packet.
] = =		
43	<b>)</b> 19	The interface of claim 18, wherein said request packet includes a transaction
<b>4</b> /	-descrip	otor.
7	<b>3</b> 0. –	The interface of claim 19, wherein said interface includes means for providing a
2/	«comple	etion packet in response to said request packet of said first transaction.
$\ell$		
1	21.	The interface of claim 18, wherein said request packet includes a transaction
2	descrip	otor and said completion packet includes a corresponding transaction descriptor.
り)	<del>2</del> 2. —	The interface of claim 21, wherein said interface includes a means for
2		nitting request packet for a second transaction across said interface prior to
3		itting said completion packet in response to the request packet of said first
4	transac	etion.

- 1 23. The interface of claim 22, wherein said first means for transmitting data in
- 2 packets via split transactions includes further includes means for scaling a data signal
- 3 path.
- 1 24. The interface of claim 23, wherein said interface includes/means for transmitting
- 2 packets across said interface via a source synchronous clock mode.
- 1 25. The interface of claim 21, wherein said transaction descriptors include a means
- 2 for identifying separate hubs within a hierarchy of multiple interfaces between three or
- 3 more hubs.

(N

- 26. The interface of claim 20, wherein said request packet includes a means for indicating if a completion packet is required in response to the respective request packet.
- 27. The interface of claim 26, wherein interface includes a means for arbitrating between said hubs for ownership of said interface.
- 28. The interface of claim 21, wherein said interface further includes a means for is
- 2 allotting ownership of said interface to one of said hubs up to a predetermined amount
- 3 of time.
- 1 29. An interface to transfer data between a memory control hub and an
- 2 input/output (I/O) hub/of a chipset within a computer system, comprising:
- a bi-directional data signal path and a pair of source synchronous strobe signals,
- 4 said data signal path transmits data in packets via split transactions, said packets

including a request packet and completion packet, said request packet including a transaction descriptor; and 6 7 a set of command signals including unidirectional arbitration signal, a bi-8 directional stop signal, a system reset signal, a common clock signal, and a voltage reference signal, wherein said interface provides a point-to-point connection between 9 10 said memory control hub and said I/O hub, exclusive of an external bus connected 11 directly to the point-to-point connection. 1 30. A computer system comprising 2 a processor; a memory control hub (MCH) coupled to said processor; an input/output control hub (ICH) coupled to said MCH via an interface to transfer data directly between the MCH and fhe ICH; said interface having a data signal path to transmit data in packets via split transactions, and said interface including a set of command signals, wherein said interface provides a point-to-point connection between said MCH and said ICH, 119 exclusive of an external bus connected directly to the point-to-point connection; and (ħ at least one peripheral component coupled to said ICH. <u>.</u>10 Ū The computer system of claim 30, wherein said peripheral component is a 1 31. 2 Peripheral Component Interconnect (PCI) agent. 1 The computer system of claim 31, wherein said first and second hubs within said 2 32. computer system are components within a chipset. 3

- 1 33. The computer system of claim 32, wherein a first transaction is initiated on said
- 2 interface with a request packet, subsequent to arbitration for ownership of said
- 3 interface.
- 1 34. The computer system of claim 33, wherein said request packet includes a
- 2 transaction descriptor.
- 35. —The computer system of claim 33, wherein a completion packet is transmitted on said interface in response to said request packet of said first transaction.
  - 136. The computer system of claim 35, wherein said request packet includes a corresponding transaction descriptor and said completion packet includes a corresponding transaction descriptor.
    - 37. The computer system of claim 36, wherein a request packet for a second transaction can be transmitted across said interface prior to transmitting said completion packet in response to the request packet of said first transaction.
    - The computer system of claim 36, wherein said data signal path is scalable.
    - 39. The computer system of claim 38, wherein packets are transmitted across said
    - 2 data signal path via a source synchronous clock mode.
  - 1 40. The computer system of claim 39, wherein said interface includes a set of bi-
  - 2 directional data signals, a first and second source synchronous strobe signal, a
  - 3 unidirectional arbitration signal, and a bi-directional stop signal.

- 1 The computer system of claim 40, wherein said interface further includes a
- 2 system reset signal, a common clock signal, and a voltage reference signal.
- 1 42. The computer system of claim 41, wherein said transaction descriptors identify
- 2 separate hubs within a hierarchy of multiple interfaces between at least three hubs.
- 1 43. The computer system of claim 42, wherein said request packet includes a field
- 2 indicating if a completion packet is required in response to the respective request
- 3 packet.
- The computer system of claim 43, wherein arbitration between said hubs is []1 44. symmetric and distributed.
- The computer system of claim 44, wherein a hub is allotted ownership of said 45. interface up to a predetermined amount of time.
- . [] []1 46. The computer system of claim 31, wherein the computer system includes (ñ ₹]2 multiple processors.
  - The computer system of claim 31, wherein the computer system further includes a 1 47.
  - 2 third hub coupled to said ICH via an interface comprising:
  - a bi-directional/data signal path and a pair of source synchronous strobe signals, 3
  - said data signal path transmits data in packets via split transactions, said packets 4
  - 5 including a request packet and completion packet, said request packet including a
  - 6 transaction descriptor; and

- 7 a set of command signals including unidirectional arbitration signal, a bi-
- 8 directional stop signal, a system reset signal, a common clock signal, and a voltage
- 9 reference signal.
- 1 48. The computer system of claim 31, wherein the processor and the MCH of said
- 2 computer system, are integrated on a single semiconductor unit.
- 1 49. The computer system of claim 31, wherein the MCH and a graphics unit of said
- 2 computer system, are integrated on a single semiconductor unit.
- 1 50. A memory control hub (MCH) comprising:
  - an interface to transfer data directly to an input/output control hub (ICH) within a computer system, the interface having a data signal path to transmit data in packets via split transactions, and a set of command signals, wherein the interface provides a point-to-point connection between said the MCH and said ICH, exclusive of an external bus connected directly to the interface.
- The memory control hub of claim 50, wherein said MCH and ICH are components within a chipset.
  - 1 52. The memory control hub of claim 50, wherein a first transaction is initiated on
  - 2 said interface with a request packet, subsequent to arbitration for ownership of said
  - 3 interface.

<u>1</u>46

- 1 53. The memory control hub of claim 52, wherein said request packet includes a
- 2 transaction descriptor.

- 1 54. The memory control hub of claim 53, wherein a completion packet is transmitted
- 2 on said interface in response to said request packet of said first transaction.
- 1 55. The memory control hub of claim 52, wherein said request packet includes
- 2 transaction descriptor and said completion packet includes a corresponding transaction
- 3 descriptor.

[]

- 1 56. The memory control hub of claim 55, wherein a request packet for a second
- 2 transaction can be transmitted across said interface prior to transmitting said
- 3 completion packet in response to the request packet of said first transaction.
  - 57. The memory control hub of claim 56, wherein said data signal path is scalable.
  - 59. The memory control hub of claim 57, wherein packets are transmitted across said data signal path via a source synchronous clock mode.
  - 60. The memory control hub of claim 59, wherein said interface includes a set of bidirectional data signals, a first and second source synchronous strobe signal, a unidirectional arbitration signal, and a bi-directional stop signal.
- 1 61. The memory control hub of claim 60, wherein said interface further includes a
- 2 system reset signal, a common clock signal, and a voltage reference signal.
- 1 62. The memory control hub of claim 61, wherein said transaction descriptors
- 2 identify separate hubs within a hierarchy of multiple interfaces between at least three
- 3 hubs.

- 1 63. The memory control hub of claim 62, wherein said request packet includes a field
- 2 indicating if a completion packet is required in response to the respective request
- 3 packet.

- 1 64. The memory control hub of claim 63, wherein arbitration between said hubs is
- 2 symmetric and distributed.
- 1 65. The memory control hub of claim 64, wherein a hub is allotted ownership of said
- 2 interface up to a predetermined amount of time.
  - 66. The memory control hub of claim 50, wherein the memory control hub and a processor are integrated on a single semiconductor unit.
  - 67. The memory control hub of claim 50, wherein the memory control hub and a graphics unit are integrated on a single semiconductor unit.